3d memory device and structure

ABSTRACT

A 3D integrated circuit device, including: a first transistor; a second transistor; and a third transistor, where the third transistor is overlaying the second transistor and is controlled by a third control line, where the second transistor is overlaying the first transistor and is controlled by a second control line, where the first transistor is part of a control circuit controlling the second control line and third control line, and where the first transistor, the second transistor and the third transistor are all aligned to each other with less than 100 nm misalignment.

This application is a continuation in part of U.S. patent application Ser. No. 14/199,755 filed on Mar. 6, 2014, which is a continuation of U.S. patent application Ser. No. 13/685,751 filed on Nov. 27, 2012, now U.S. Pat. No. 8,742,476 issued on Jun. 3, 2014, the entire contents all the above references are incorporated herein by reference.

This application is a continuation in part of U.S. patent application Ser. No. 15/201,430 filed on Jul. 2, 2016, which is a continuation in part of U.S. patent application Ser. No. 14/626,563 filed on Feb. 19, 2015, now U.S. Pat. No. 9,385,088 issued on Jul. 5, 2016, which is a continuation of U.S. patent application Ser. No. 14/017,266 filed on Sep. 3, 2013, which is a continuation of U.S. patent application Ser. No. 13/099,010 filed on May 2, 2011, now U.S. Pat. No. 8,581,349 issued on Nov. 12, 2013, which is a continuation-in-part of U.S. patent application Ser. No. 12/951,913 filed on Nov. 22, 2010, now U.S. Pat. No. 8,536,023 issued on Sep. 17, 2013, which is a continuation-in part of U.S. patent application Ser. No. 12/904,119 filed on Oct. 13, 2010, now U.S. Pat. No. 8,476,145 issued on Jul. 2, 2013, the entire contents all the above references are incorporated herein by reference.

In addition, U.S. patent application Ser. No. 15/201,430 filed on Jul. 2, 2016, is a continuation-in part of U.S. patent application Ser. No. 13/016,313 filed on Jan. 28, 2011, now U.S. Pat. No. 8,362,482 issued on Jan. 29, 2013, which is a continuation-in part of U.S. patent application Ser. No. 12/970,602 filed on Dec. 16, 2010, which is a continuation-in part of U.S. patent application Ser. No. 12/949,617 filed on Nov. 18, 2010, now U.S. Pat. No. 8,754,533 issued on Jun. 17, 2014, which is a continuation-in part of U.S. patent application Ser. No. 12/900,379 filed on Oct. 7, 2010, now U.S. Pat. No. 8,395,191 issued on Mar. 12, 2013, which is a continuation-in part of U.S. patent application Ser. No. 12/847,911 filed on Jul. 30, 2010, now U.S. Pat. No. 7,960,242 issued on Jun. 14, 2011, which is a continuation-in part of U.S. patent application Ser. No. 12/792,673 filed on Jun. 2, 2010, now U.S. Pat. No. 7,964,916 issued on Jun. 21, 2011, which is a continuation-in part of U.S. patent application Ser. No. 12/706,520 filed on Feb. 16, 2010, which is a continuation-in part of U.S. patent application Ser. No. 12/577,532 filed on Oct. 12, 2009, the entire contents of all the above references are incorporated herein by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

This application relates to the general field of Integrated Circuit (IC) devices and fabrication methods, and more particularly to multilayer or Three Dimensional Integrated Circuit (3D-IC) devices and fabrication methods.

2. Discussion of Background Art

Over the past 40 years, there has been a dramatic increase in functionality and performance of Integrated Circuits (ICs). This has largely been due to the phenomenon of “scaling”; i.e., component sizes within ICs have been reduced (“scaled”) with every successive generation of technology. There are two main classes of components in Complementary Metal Oxide Semiconductor (CMOS) ICs, namely transistors and wires. With “scaling”, transistor performance and density typically improve and this has contributed to the previously-mentioned increases in IC performance and functionality. However, wires (interconnects) that connect together transistors degrade in performance with “scaling”. The situation today is that wires dominate the performance, functionality and power consumption of ICs.

3D stacking of semiconductor devices or chips is one avenue to tackle the wire issues. By arranging transistors in 3 dimensions instead of 2 dimensions (as was the case in the 1990s), the transistors in ICs can be placed closer to each other. This reduces wire lengths and keeps wiring delay low.

There are many techniques to construct 3D stacked integrated circuits or chips including:

-   -   Through-silicon via (TSV) technology: Multiple layers of         transistors (with or without wiring levels) can be constructed         separately. Following this, they can be bonded to each other and         connected to each other with through-silicon vias (TSVs).     -   Monolithic 3D technology: With this approach, multiple layers of         transistors and wires can be monolithically constructed. Some         monolithic 3D and 3DIC approaches are described in U.S. Pat.         Nos. 8,273,610, 8,557,632, 8,298,875, 8,642,416, 8,362,482,         8,378,715, 8,379,458, 8,450,804, 8,476,145, 8,536,023,         8,574,929, 8,581,349, 8,642,416, 8,687,399, 8,742,476,         8,674,470, 8,803,206, 8,836,073, 8,902,663, 8,994,404,         9,021,414, 9,023,688, 9,030,858, 9,117,749, 9,142,553,         9,219,005, 9,385,088, 9,406,670, 9,460,978, 9,509,313; U.S.         patent publications 2011/0092030, 2016/0218046; and pending U.S.         Patent Applications 62/077,280, 62/042,229, 61/932,617, Ser.         Nos. 14/607,077, 14/642,724, 62/139,636, 62/149,651, 62/198,126,         62/239,931, 62/246,054, 62/307,568, 62/297,857, Ser. Nos.         15/095,187, 15/150,395, 15/173,686, 62/383,463, 62/440,720,         62/443,751, Ser. No. 15/243,941, PCT/US16/52726, 62/406,376,         62/432,575, 62/440,720, 62/297,857, Ser. Nos. 15/333,138,         15/344,562, and 15/351,389. The entire contents of the foregoing         patents, publications, and applications are incorporated herein         by reference.     -   Electro-Optics: There is also work done for integrated         monolithic 3D including layers of different crystals, such as         U.S. Pat. No. 8,283,215, U.S. Pat. Nos. 8,163,581, 8,753,913,         8,823,122, 9,197,804, 9,419,031; and U.S. patent publication         2016/0064439. The entire contents of the foregoing patents,         publications, and applications are incorporated herein by         reference.

Regardless of the technique used to construct 3D stacked integrated circuits or chips, heat removal is a serious issue for this technology. For example, when a layer of circuits with power density P is stacked atop another layer with power density P, the net power density is 2P. Removing the heat produced due to this power density is a significant challenge. In addition, many heat producing regions in 3D stacked integrated circuits or chips have a high thermal resistance to the heat sink, and this makes heat removal even more difficult.

Several solutions have been proposed to tackle this issue of heat removal in 3D stacked integrated circuits and chips. These are described in the following paragraphs.

Publications have suggested passing liquid coolant through multiple device layers of a 3D-IC to remove heat. This is described in “Microchannel Cooled 3D Integrated Systems”, Proc. Intl. Interconnect Technology Conference, 2008 by D. C. Sekar, et al., and “Forced Convective Interlayer Cooling in Vertically Integrated Packages,” Proc. Intersoc. Conference on Thermal Management (ITHERM), 2008 by T. Brunschweiler, et al.

Thermal vias have been suggested as techniques to transfer heat from stacked device layers to the heat sink. Use of power and ground vias for thermal conduction in 3D-ICs has also been suggested. These techniques are described in “Allocating Power Ground Vias in 3D ICs for Simultaneous Power and Thermal Integrity” ACM Transactions on Design Automation of Electronic Systems (TODAES), May 2009 by Hao Yu, Joanna Ho and Lei He.

Other techniques to remove heat from 3D Integrated Circuits and Chips will be beneficial.

Additionally the 3D technology according to some embodiments of the invention may enable some very innovative IC alternatives with reduced development costs, increased yield, and other illustrative benefits.

SUMMARY

The invention may be directed to multilayer or Three Dimensional Integrated Circuit (3D IC) devices and fabrication methods.

In one aspect, a 3D integrated circuit device, comprising: a first transistor; a second transistor; and a third transistor, wherein said third transistor is overlaying said second transistor and is controlled by a third control line, wherein said second transistor is overlaying said first transistor and is controlled by a second control line, wherein said first transistor is part of a control circuit controlling said second control line and third control line, and wherein said first transistor, said second transistor and said third transistor are all aligned to each other with less than 100 nm misalignment.

In another aspect, a 3D integrated circuit device, comprising: a first transistor; a second transistor; and a third transistor, wherein said third transistor is overlaying said second transistor and is controlled by a third control line, wherein said second transistor is overlaying said first transistor and is controlled by a second control line, wherein said second transistor comprises a schottky barrier, and wherein said first transistor, said second transistor and said third transistor are all aligned to each other with less than 100 nm misalignment.

In another aspect, A 3D integrated circuit device, comprising: a first transistor; a first memory cell comprising a second transistor; and a second memory cell comprising a third transistor, wherein said third transistor is overlaying said second transistor and said second transistor is overlaying said first transistor, wherein said first transistor is part of a control circuit controlling said first and second memory cell, wherein said first transistor, said second transistor and said third transistor are all aligned to each other with less than 100 nm misalignment, and wherein said second transistor is connected to said third transistor with an ohmic connection.

BRIEF DESCRIPTION OF THE DRAWINGS

Various embodiments of the invention will be understood and appreciated more fully from the following detailed description, taken in conjunction with the drawings in which:

FIGS. 1A-1E depicts a layer transfer flow using ion-cut in which a top layer of doped Si is layer transferred atop a generic bottom layer;

FIGS. 2A-2K show a zero-mask per layer 3D floating body DRAM;

FIGS. 3A-3J show a zero-mask per layer 3D resistive memory with a junction-less transistor;

FIGS. 4A-4K show an alternative zero-mask per layer 3D resistive memory;

FIGS. 5A-5G show a zero-mask per layer 3D charge-trap memory;

FIGS. 6A-6C illustrates a technique to construct dopant segregated transistors compatible with 3D stacking;

FIG. 7 is an exemplary drawing illustration of a method to repair defects or anneal a transferred layer utilizing a carrier wafer or substrate; and

FIGS. 8A-8E, 8E-1, 8F and 8G are exemplary drawing illustrations of a process flow for manufacturing horizontally oriented JFET or JLT with an integrated shield/heat sink layer.

DETAILED DESCRIPTION

An embodiment of the invention is now described with reference to the drawing figures. Persons of ordinary skill in the art will appreciate that the description and figures illustrate rather than limit the invention and that in general the figures are not drawn to scale for clarity of presentation. Such skilled persons will also realize that many more embodiments are possible by applying the inventive principles contained herein and that such embodiments fall within the scope of the invention which is not to be limited except by the appended claims.

Some drawing figures may describe process flows for building devices. The process flows, which may be a sequence of steps for building a device, may have many structures, numerals and labels that may be common between two or more adjacent steps. In such cases, some labels, numerals and structures used for a certain step's figure may have been described in the previous steps' figures.

FIGS. 1A-1E describes an ion-cut flow for layer transferring a single crystal silicon layer atop any generic bottom layer 102. The bottom layer 102 can be a single crystal silicon layer. Alternatively, it can be a wafer having transistors with wiring layers above it. This process of ion-cut based layer transfer may include several steps, as described in the following sequence:

Step (A): A silicon dioxide layer 104 is deposited above the generic bottom layer 102. FIG. 1A illustrates the structure after Step (A) is completed. Step (B): The top layer of doped or undoped silicon 106 to be transferred atop the bottom layer is processed and an oxide layer 108 is deposited or grown above it. FIG. 1B illustrates the structure after Step (B) is completed. Step (C): Hydrogen is implanted into the top layer silicon 106 with the peak at a certain depth to create the hydrogen plane 110. Alternatively, another atomic species such as helium or boron can be implanted or co-implanted. FIG. 1C illustrates the structure after Step (C) is completed. Step (D): The top layer wafer shown after Step (C) is flipped and bonded atop the bottom layer wafer using oxide-to-oxide bonding. FIG. 1D illustrates the structure after Step (D) is completed. Step (E): A cleave operation is performed at the hydrogen plane 110 using an anneal. Alternatively, a sideways mechanical force may be used. Further details of this cleave process are described in “Frontiers of silicon-on-insulator,” J. Appl. Phys. 93, 4955-4978 (2003) by G. K. Celler and S. Cristoloveanu (“Celler”) and “Mechanically induced Si layer transfer in hydrogen-implanted Si wafers,” Appl. Phys. Lett., vol. 76, pp. 1370-1372, 1000 by K. Henttinen, I. Suni, and S. S. Lau (“Hentinnen”). Following this, a Chemical-Mechanical-Polish (CMP) is done. FIG. 1E illustrates the structure after Step (E) is completed.

FIG. 2A-K describe an alternative process flow to construct a horizontally-oriented monolithic 3D DRAM. This monolithic 3D DRAM utilizes the floating body effect and double-gate transistors. No mask is utilized on a “per-memory-layer” basis for the monolithic 3D DRAM concept shown in FIGS. 2A-K, and all other masks are shared between different layers. The process flow may include several steps in the following sequence.

Step (A): Peripheral circuits with tungsten wiring 202 are first constructed and above this oxide layer 204 is deposited. FIG. 2A shows a drawing illustration after Step (A). Step (B): FIG. 2B illustrates the structure after Step (B). A p− Silicon wafer 208 has an oxide layer 206 grown or deposited above it. Following this, hydrogen is implanted into the p− Silicon wafer at a certain depth indicated by 214. Alternatively, some other atomic species such as Helium could be (co-)implanted. This hydrogen implanted p− Silicon wafer 208 forms the top layer 210. The bottom layer 212 may include the peripheral circuits 202 with oxide layer 204. The top layer 210 is flipped and bonded to the bottom layer 212 using oxide-to-oxide bonding. Step (C): FIG. 2C illustrates the structure after Step (C). The stack of top and bottom wafers after Step (B) is cleaved at the hydrogen plane 214 using either a anneal or a sideways mechanical force or other means. A CMP process is then conducted. A layer of silicon oxide 218 is then deposited atop the p− Silicon layer 216. At the end of this step, a single-crystal p− Silicon layer 216 exists atop the peripheral circuits, and this has been achieved using layer-transfer techniques. Step (D): FIG. 2D illustrates the structure after Step (D). Using methods similar to Step (B) and (C), multiple p− silicon layers 220 are formed with silicon oxide layers in between. Step (E): FIG. 2E illustrates the structure after Step (E). Lithography and etch processes are then utilized to make a structure as shown in the figure. Step (F): FIG. 2F illustrates the structure after Step (F). Gate dielectric 226 and gate electrode 224 are then deposited following which a CMP is done to planarize the gate electrode 224 regions. Lithography and etch are utilized to define gate regions. Step (G): FIG. 2G illustrates the structure after Step (G). Using the hard mask defined in Step (F), p− regions not covered by the gate are implanted to form n+ regions. Spacers are utilized during this multi-step implantation process and layers of silicon present in different layers of the stack have different spacer widths to account for lateral straggle of buried layer implants. Bottom layers could have larger spacer widths than top layers. A thermal annealing step, such as a RTA or spike anneal or laser anneal or flash anneal, is then conducted to activate n+ doped regions. Step (H): FIG. 2H illustrates the structure after Step (H). A silicon oxide layer 230 is then deposited and planarized. For clarity, the silicon oxide layer is shown transparent, along with word-line (WL) 232 and source-line (SL) 234 regions. Step (I): FIG. 2I illustrates the structure after Step (I). Bit-line (BL) contacts 236 are formed by etching and deposition. These BL contacts are shared among all layers of memory. Step (J): FIG. 2J illustrates the structure after Step (J). BLs 238 are then constructed. Contacts are made to BLs, WLs and SLs of the memory array at its edges. SL contacts can be made into stair-like structures using techniques described in “Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory,” VLSI Technology, 2007 IEEE Symposium on, vol., no., pp. 14-15, 12-14 Jun. 2007 by Tanaka, H.; Kido, M.; Yahashi, K.; Oomura, M.; et al., following which contacts can be constructed to them. Formation of stair-like structures for SLs could be done in steps prior to Step (J) as well.

FIG. 2K shows cross-sectional views of the array for clarity. Double-gated transistors may be utilized along with the floating body effect for storing information.

A floating-body DRAM has thus been constructed, with (1) horizontally-oriented transistors—i.e. current flowing in substantially the horizontal direction in transistor channels (2) some of the memory cell control lines, e.g., source-lines SL, constructed of heavily doped silicon and embedded in the memory cell layer, (3) side gates simultaneously deposited over multiple memory layers, and (4) monocrystalline (or single-crystal) silicon layers obtained by layer transfer techniques such as ion-cut.

While many of today's memory technologies rely on charge storage, several companies are developing non-volatile memory technologies based on resistance of a material changing. Examples of these resistance-based memories include phase change memory, Metal Oxide memory, resistive RAM (RRAM), memristors, solid-electrolyte memory, ferroelectric RAM, conductive bridge RAM, and MRAM. Background information on these resistive-memory types is given in “Overview of candidate device technologies for storage-class memory,” IBM Journal of Research and Development, vol. 52, no. 4.5, pp. 449-464, July 2008 by Burr, G. W.; Kurdi, B. N.; Scott, J. C.; Lam, C. H.; Gopalakrishnan, K.; Shenoy, R. S.

FIG. 3A-J describe a novel memory architecture for resistance-based memories, and a procedure for its construction. The memory architecture utilizes junction-less transistors and has a resistance-based memory element in series with a transistor selector. No mask is utilized on a “per-memory-layer” basis for the monolithic 3D resistance change memory (or resistive memory) concept shown in FIGS. 3A-J, and all other masks are shared between different layers. The process flow may include several steps that occur in the following sequence.

Step (A): Peripheral circuits 302 are first constructed and above this oxide layer 304 is deposited. FIG. 3A shows a drawing illustration after Step (A). Step (B): FIG. 3B illustrates the structure after Step (B). N+ Silicon wafer 308 has an oxide layer 306 grown or deposited above it. Following this, hydrogen is implanted into the n+ Silicon wafer at a certain depth indicated by 314. Alternatively, some other atomic species such as Helium could be (co-)implanted. This hydrogen implanted n+ Silicon wafer 308 forms the top layer 310. The bottom layer 312 may include the peripheral circuits 302 with oxide layer 304. The top layer 310 is flipped and bonded to the bottom layer 312 using oxide-to-oxide bonding. Step (C): FIG. 3C illustrates the structure after Step (C). The stack of top and bottom wafers after Step (B) is cleaved at the hydrogen plane 314 using either a anneal or a sideways mechanical force or other means. A CMP process is then conducted. A layer of silicon oxide 318 is then deposited atop the n+ Silicon layer 316. At the end of this step, a single-crystal n+Si layer 316 exists atop the peripheral circuits, and this has been achieved using layer-transfer techniques. Step (D): FIG. 3D illustrates the structure after Step (D). Using methods similar to Step (B) and (C), multiple n+ silicon layers 320 are formed with silicon oxide layers in between. Step (E): FIG. 3E illustrates the structure after Step (E). Lithography and etch processes are then utilized to make a structure as shown in the figure. Step (F): FIG. 3F illustrates the structure after Step (F). Gate dielectric 326 and gate electrode 324 are then deposited following which a CMP is performed to planarize the gate electrode 324 regions. Lithography and etch are utilized to define gate regions. Step (G): FIG. 3G illustrates the structure after Step (G). A silicon oxide layer 330 is then deposited and planarized. The silicon oxide layer is shown transparent in the figure for clarity, along with word-line (WL) 332 and source-line (SL) 334 regions. Step (H): FIG. 3H illustrates the structure after Step (H). Vias are etched through multiple layers of silicon and silicon dioxide as shown in the figure. A resistance change memory material 336 is then deposited (preferably with atomic layer deposition (ALD)). Examples of such a material include hafnium oxide, well known to change resistance by applying voltage. An electrode for the resistance change memory element is then deposited (preferably using ALD) and is shown as electrode/BL contact 340. A CMP process is then conducted to planarize the surface. It can be observed that multiple resistance change memory elements in series with junction-less transistors are created after this step. Step (I): FIG. 3I illustrates the structure after Step (I). BLs 338 are then constructed. Contacts are made to BLs, WLs and SLs of the memory array at its edges. SL contacts can be made into stair-like structures using techniques described in “Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory,” VLSI Technology, 2007 IEEE Symposium on, vol., no., pp. 14-15, 12-14 Jun. 2007 by Tanaka, H.; Kido, M.; Yahashi, K.; Oomura, M.; et al., following which contacts can be constructed to them. Formation of stair-like structures for SLs could be achieved in steps prior to Step (I) as well.

FIG. 3J shows cross-sectional views of the array for clarity.

A 3D resistance change memory has thus been constructed, with (1) horizontally-oriented transistors—i.e. current flowing in substantially the horizontal direction in transistor channels, (2) some of the memory cell control lines, e.g., source-lines SL, constructed of heavily doped silicon and embedded in the memory cell layer, (3) side gates that are simultaneously deposited over multiple memory layers for transistors, and (4) monocrystalline (or single-crystal) silicon layers obtained by layer transfer techniques such as ion-cut.

FIG. 4A-K describe an alternative process flow to construct a horizontally-oriented monolithic 3D resistive memory array. This embodiment has a resistance-based memory element in series with a transistor selector. No mask is utilized on a “per-memory-layer” basis for the monolithic 3D resistance change memory (or resistive memory) concept shown in FIGS. 4A-K, and all other masks are shared between different layers. The process flow may include several steps as described in the following sequence.

Step (A): Peripheral circuits with tungsten wiring 402 are first constructed and above this oxide layer 404 is deposited. FIG. 4A shows a drawing illustration after Step (A). Step (B): FIG. 4B illustrates the structure after Step (B). A p− Silicon wafer 408 has an oxide layer 406 grown or deposited above it. Following this, hydrogen is implanted into the p− Silicon wafer at a certain depth indicated by 414. Alternatively, some other atomic species such as Helium could be (co-)implanted. This hydrogen implanted p− Silicon wafer 408 forms the top layer 410. The bottom layer 412 may include the peripheral circuits 402 with oxide layer 404. The top layer 410 is flipped and bonded to the bottom layer 412 using oxide-to-oxide bonding. Step (C): FIG. 4C illustrates the structure after Step (C). The stack of top and bottom wafers after Step (B) is cleaved at the hydrogen plane 414 using either a anneal or a sideways mechanical force or other means. A CMP process is then conducted. A layer of silicon oxide 418 is then deposited atop the p− Silicon layer 416. At the end of this step, a single-crystal p− Silicon layer 416 exists atop the peripheral circuits, and this has been achieved using layer-transfer techniques. Step (D): FIG. 4D illustrates the structure after Step (D). Using methods similar to Step (B) and (C), multiple p− silicon layers 420 are formed with silicon oxide layers in between. Step (E): FIG. 4E illustrates the structure after Step (E). Lithography and etch processes are then utilized to make a structure as shown in the figure. Step (F): FIG. 4F illustrates the structure on after Step (F). Gate dielectric 426 and gate electrode 424 are then deposited following which a CMP is done to planarize the gate electrode 424 regions. Lithography and etch are utilized to define gate regions. Step (G): FIG. 4G illustrates the structure after Step (G). Using the hard mask defined in Step (F), p− regions not covered by the gate are implanted to form n+ regions. Spacers are utilized during this multi-step implantation process and layers of silicon present in different layers of the stack have different spacer widths to account for lateral straggle of buried layer implants. Bottom layers could have larger spacer widths than top layers. A thermal annealing step, such as a RTA or spike anneal or laser anneal or flash anneal, is then conducted to activate n+ doped regions. Step (H): FIG. 4H illustrates the structure after Step (H). A silicon oxide layer 430 is then deposited and planarized. The silicon oxide layer is shown transparent in the figure for clarity, along with word-line (WL) 432 and source-line (SL) 434 regions. Step (I): FIG. 4I illustrates the structure after Step (I). Vias are etched through multiple layers of silicon and silicon dioxide as shown in the figure. A resistance change memory material 436 is then deposited (preferably with atomic layer deposition (ALD)). Examples of such a material include hafnium oxide, which is well known to change resistance by applying voltage. An electrode for the resistance change memory element is then deposited (preferably using ALD) and is shown as electrode/BL contact 440. A CMP process is then conducted to planarize the surface. It can be observed that multiple resistance change memory elements in series with transistors are created after this step. Step (J): FIG. 4J illustrates the structure after Step (J). BLs 438 are then constructed. Contacts are made to BLs, WLs and SLs of the memory array at its edges. SL contacts can be made into stair-like structures using techniques described in “Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory,” VLSI Technology, 2007 IEEE Symposium on, vol., no., pp. 14-15, 12-14 Jun. 2007 by Tanaka, H.; Kido, M.; Yahashi, K.; Oomura, M.; et al., following which contacts can be constructed to them. Formation of stair-like structures for SLs could be done in steps prior to Step (I) as well.

FIG. 4K shows cross-sectional views of the array for clarity.

A 3D resistance change memory has thus been constructed, with (1) horizontally-oriented transistors—i.e. current flowing in substantially the horizontal direction in transistor channels, (2) some of the memory cell control lines—e.g., source-lines SL, constructed of heavily doped silicon and embedded in the memory cell layer, (3) side gates simultaneously deposited over multiple memory layers for transistors, and (4) monocrystalline (or single-crystal) silicon layers obtained by layer transfer techniques such as ion-cut.

While resistive memories described previously form a class of non-volatile memory, others classes of non-volatile memory exist. NAND flash memory forms one of the most common non-volatile memory types. It can be constructed of two main types of devices: floating-gate devices where charge is stored in a floating gate and charge-trap devices where charge is stored in a charge-trap layer such as Silicon Nitride. Background information on charge-trap memory can be found in “Integrated Interconnect Technologies for 3D Nanoelectronic Systems”, Artech House, 2009 by Bakir and Meindl (“Bakir”) and “A Highly Scalable 8-Layer 3D Vertical-Gate (VG) TFT NAND Flash Using Junction-Free Buried Channel BE-SONOS Device,” Symposium on VLSI Technology, 2010 by Hang-Ting Lue, et al. The architectures shown in FIG. 5A-G are relevant for any type of charge-trap memory.

FIG. 5A-G describes a memory architecture for single-crystal 3D charge-trap memories, and a procedure for its construction. It utilizes junction-less transistors. No mask is utilized on a “per-memory-layer” basis for the monolithic 3D charge-trap memory concept shown in FIGS. 5A-G, and all other masks are shared between different layers. The process flow may include several steps as described in the following sequence.

Step (A): Peripheral circuits 502 are first constructed and above this oxide layer 504 is deposited. FIG. 5A shows a drawing illustration after Step (A). Step (B): FIG. 5B illustrates the structure after Step (B). A wafer of n+ Silicon 508 has an oxide layer 506 grown or deposited above it. Following this, hydrogen is implanted into the n+ Silicon wafer at a certain depth indicated by 514. Alternatively, some other atomic species such as Helium could be implanted. This hydrogen implanted n+ Silicon wafer 508 forms the top layer 510. The bottom layer 512 may include the peripheral circuits 502 with oxide layer 504. The top layer 510 is flipped and bonded to the bottom layer 512 using oxide-to-oxide bonding. Alternatively, n+ silicon wafer 508 may be doped differently, such as, for example, with elemental species that form a p+, or p−, or n− silicon wafer, or substantially absent of semiconductor dopants to form an undoped silicon wafer. Step (C): FIG. 5C illustrates the structure after Step (C). The stack of top and bottom wafers after Step (B) is cleaved at the hydrogen plane 514 using either a anneal or a sideways mechanical force or other means. A CMP process is then conducted. A layer of silicon oxide 518 is then deposited atop the n+ Silicon layer 516. At the end of this step, a single-crystal n+Si layer 516 exists atop the peripheral circuits, and this has been achieved using layer-transfer techniques. Step (D): FIG. 5D illustrates the structure after Step (D). Using methods similar to Step (B) and (C), multiple n+ silicon layers 520 are formed with silicon oxide layers in between. Step (E): FIG. 5E illustrates the structure after Step (E). Lithography and etch processes are then utilized to make a structure as shown in the figure. Step (F): FIG. 5F illustrates the structure after Step (F). Gate dielectric 526 and gate electrode 524 are then deposited following which a CMP is done to planarize the gate electrode 524 regions. Lithography and etch are utilized to define gate regions. Gates of the NAND string 536 as well gates of select gates of the NAND string 538 are defined. Step (G): FIG. 5G illustrates the structure after Step (G). A silicon oxide layer 530 is then deposited and planarized. It is shown transparent in the figure for clarity. Word-lines, bit-lines and source-lines are defined as shown in the figure. Contacts are formed to various regions/wires at the edges of the array as well. SL contacts can be made into stair-like structures using techniques described in “Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory,” VLSI Technology, 2007 IEEE Symposium on, vol., no., pp. 14-15, 12-14 Jun. 2007 by Tanaka, H.; Kido, M.; Yahashi, K.; Oomura, M.; et al., following which contacts can be constructed to them. Formation of stair-like structures for SLs could be performed in steps prior to Step (G) as well.

A 3D charge-trap memory has thus been constructed, with (1) horizontally-oriented transistors—i.e. current flowing in substantially the horizontal direction in transistor channels, (2) some of the memory cell control lines—e.g., bit lines BL, constructed of heavily doped silicon and embedded in the memory cell layer, (3) side gates simultaneously deposited over multiple memory layers for transistors, and (4) monocrystalline (or single-crystal) silicon layers obtained by layer transfer techniques such as ion-cut. This use of single-crystal silicon obtained with ion-cut is a key differentiator from past work on 3D charge-trap memories such as “A Highly Scalable 8-Layer 3D Vertical-Gate (VG) TFT NAND Flash Using Junction-Free Buried Channel BE-SONOS Device,” Symposium on VLSI Technology, 2010 by Hang-Ting Lue, et al. that used polysilicon.

An alternate method to obtain low temperature 3D compatible CMOS transistors residing in the same device layer of silicon is illustrated in FIG. 6A-C. As illustrated in FIG. 6A, a layer of p-monocrystalline silicon 602 may be transferred onto a bottom layer of transistors and wires 600 utilizing previously described layer transfer techniques. As illustrated in FIG. 6C, n-type well regions 604 and p-type well regions 606 may be formed by conventional lithographic and ion implantation techniques. An oxide layer 608 may be grown or deposited prior to or after the lithographic and ion implantation steps. The dopants may be activated with a low wavelength optical anneal, such as a 550 nm laser anneal system manufactured by Applied Materials, that will not heat up the bottom layer of transistors and wires 600 beyond approximately 400° C., the temperature at which damage to the barrier metals containing the copper wiring of bottom layer of transistors and wires 600 may occur. At this step in the process flow, there is very little structure pattern in the top layer of silicon, which allows the effective use of the lower wavelength optical annealing systems, which are prone to pattern sensitivity issues thereby creating uneven heating. As illustrated in FIG. 6C, shallow trench regions 624 may be formed, and conventional CMOS transistor formation methods with dopant segregation techniques, including those previously described, may be utilized to construct CMOS transistors, including n-silicon regions 614, P+ silicon regions 628, silicide regions 626, PMOS gate stacks 634, p-silicon regions 616, N+ silicon regions 620, silicide regions 622, and NMOS gate stacks 632.

Persons of ordinary skill in the art will appreciate that the low temperature 3D compatible CMOS transistor formation method and techniques described in FIG. 6 may also utilize tungsten wiring for the bottom layer of transistors and wires 600 thereby increasing the temperature tolerance of the optical annealing utilized in FIG. 6B or 6C. Moreover, absorber layers, such as amorphous carbon, reflective layers, such as aluminum, or Brewster angle adjustments to the optical annealing may be utilized to optimize the implant activation and minimize the heating of lower device layers. Further, shallow trench regions 624 may be formed prior to the optical annealing or ion-implantation steps. Furthermore, channel implants may be performed prior to the optical annealing so that transistor characteristics may be more tightly controlled. Moreover, one or more of the transistor channels may be undoped by layer transferring an undoped layer of monocrystalline silicon in place of the layer of p-monocrystalline silicon 602. Further, the source and drain implants may be performed prior to the optical anneals. Moreover, the methods utilized in FIG. 6 may be applied to create other types of transistors, such as junction-less transistors or recessed channel transistors. Further, the FIG. 6 methods may be applied in conjunction with the hydrogen plasma activation techniques previously described in this document. Thus the invention is to be limited only by the appended claims.

Persons of ordinary skill in the art will appreciate that when multiple layers of doped or undoped single crystal silicon and an insulator, such as, for example, silicon dioxide, are formed as described above (e.g. additional Si/SiO₂ layers 3024 and 3026 and first Si/SiO₂ layer 3022), that there are many other circuit elements which may be formed, such as, for example, capacitors and inductors, by subsequent processing. Moreover, it will also be appreciated by persons of ordinary skill in the art that the thickness and doping of the single crystal silicon layer wherein the circuit elements, such as, for example, transistors, are formed, may provide a fully depleted device structure, a partially depleted device structure, or a substantially bulk device structure substrate for each layer of a 3D IC or the single layer of a 2D IC.

Alternatively, another process could be used for forming activated source-drain regions. Dopant segregation techniques (DST) may be utilized to efficiently modulate the source and drain Schottky barrier height for both p and n type junctions. Metal or metals, such as platinum and nickel, may be deposited, and a silicide, such as Ni_(0.9)Pt_(0.1) Si, may formed by thermal treatment or an optical treatment, such as a laser anneal, following which dopants for source and drain regions may be implanted, such as arsenic and boron, and the dopant pile-up is initiated by a low temperature post-silicidation activation step, such as a thermal treatment or an optical treatment, such as a laser anneal. An alternate DST is as follows: Metal or metals, such as platinum and nickel, may be deposited, following which dopants for source and drain regions may be implanted, such as arsenic and boron, followed by dopant segregation induced by the silicidation thermal budget wherein a silicide, such as Ni_(0.9)Pt_(0.1)Si, may formed by thermal treatment or an optical treatment, such as a laser anneal. Alternatively, dopants for source and drain regions may be implanted, such as arsenic and boron, following which metal or metals, such as platinum and nickel, may be deposited, and a silicide, such as Ni_(0.9)Pt_(0.1)Si, may formed by thermal treatment or an optical treatment, such as a laser anneal. Further details of these processes for forming dopant segregated source-drain regions are described in “Low Temperature Implementation of Dopant-Segregated Band-edger Metallic S/D junctions in Thin-Body SOI p-MOSFETs”, Proceedings IEDM, 2007, pp 147-150, by G. Larrieu, et al.; “A Comparative Study of Two Different Schemes to Dopant Segregation at NiSi/Si and PtSi/Si Interfaces for Schottky Barrier Height Lowering”, IEEE Transactions on Electron Devices, vol. 55, no. 1, January 2008, pp. 396-403, by Z. Qiu, et al.; and “High-k/Metal-Gate Fully Depleted SOI CMOS With Single-Silicide Schottky Source/Drain With Sub-30-nm Gate Length”, IEEE Electron Device Letters, vol. 31, no. 4, April 2010, pp. 275-277, by M. H. Khater, et al.

This embodiment of the invention advantageously uses this low-temperature source-drain formation technique and layer transfer techniques and produces 3D integrated circuits and chips.

Ion-cut may need anneals to remove defects at temperatures higher than 400° C., so techniques to remove defects without the acceptor wafer seeing temperatures higher than 400° C. may be desirable. FIG. 7 illustrates an embodiment of this invention, wherein such a technique is described. As illustrated in FIG. 7, perforated carrier substrate 700 may include perforations 712, which may cover a portion of the entire surface of perforated carrier substrate 700. The portion by area of perforations 712 that may cover the entire surface of perforated carrier substrate 700 may range from about 5% to about 60%, typically in the range of about 10-20%. The nominal diameter of perforations 712 may range from about 1 micron to about 200 microns, typically in the range of about 5 microns to about 50 microns. Perforations 712 may be formed by lithographic and etching methods or by using laser drilling. As illustrated in cross section I of FIG. 7, perforated carrier substrate 700 may include perforations 712 which may extend substantially through carrier substrate 710 and carrier substrate bonding oxide 708. Carrier substrate 710 may include, for example, monocrystalline silicon wafers, high temperature glass wafers, germanium wafers, InP wafers, or high temperature polymer substrates. Perforated carrier substrate 700 may be utilized as and called carrier wafer or carrier substrate or carrier herein this document or referenced patents or patent applications. Desired layer transfer substrate 704 may be prepared for layer transfer by ion implantation of an atomic species, such as Hydrogen, which may form layer transfer demarcation plane 706, represented by a dashed line in the illustration. Layer transfer substrate bonding oxide 702 may be deposited on top of desired layer transfer substrate 704. Layer transfer substrate bonding oxide 702 may be deposited at temperatures below about 250° C. to minimize out-diffusion of the hydrogen that may have formed the layer transfer demarcation plane 706. Layer transfer substrate bonding oxide 702 may be deposited prior to the ion implantation, or may utilize a preprocessed oxide that may be part of desired layer transfer substrate 704, for example, the ILD of a gate-last partial transistor layer. Desired layer transfer substrate 704 may include any layer transfer devices and/or layer or layers contained herein this document or referenced patents or patent applications, for example, the gate-last partial transistor layers, DRAM Si/SiO₂ layers, multi-layer doped structures, sub-stack layers of circuitry, RCAT doped layers, or starting material doped monocrystalline silicon. Carrier substrate bonding oxide 708 and layer transfer substrate bonding oxide 702 may be prepared for oxide to oxide bonding, for example, for low temperature (less than about 400° C.) or high temperature (greater than about 400° C.) oxide to oxide bonding, as has been described elsewhere herein and in referenced patents or patent applications.

As further illustrated in FIG. 7, perforated carrier substrate 700 may be oxide to oxide bonded to desired layer transfer substrate 704 at carrier substrate bonding oxide 708 and layer transfer substrate bonding oxide 702, thus forming cleaving structure 790. Cleaving structure 790 may include layer transfer substrate bonding oxide 702, desired layer transfer substrate 704, layer transfer demarcation plane 706, carrier substrate bonding oxide 708, carrier substrate 710, and perforations 712.

As further illustrated in FIG. 7, cleaving structure 790 may be cleaved at layer transfer demarcation plane 706, removing a portion of desired layer transfer substrate 704, and leaving desired transfer layer 714, and may be defect annealed, thus forming defect annealed cleaved structure 792. Defect annealed cleaved structure 792 may include layer transfer substrate bonding oxide 702, carrier substrate bonding oxide 708, carrier substrate 710, desired transfer layer 714, and perforations 712. The cleaving process may include thermal, mechanical, or other methods described elsewhere herein or in referenced patents or patent applications. Defect annealed cleaved structure 792 may be annealed so to repair the defects in desired transfer layer 714. The defect anneal may include a thermal exposure to temperatures above about 400° C. (a high temperature thermal anneal), including, for example, 600° C., 800° C., 900° C., 1000° C., 1050° C., 1100° C. and/or 1120° C. The defect anneal may include an optical anneal, including, for example, laser anneals (such as short wavelength pulsed lasers), Rapid Thermal Anneal (RTA), flash anneal, and/or dual-beam laser spike anneals. The defect anneal ambient may include, for example, vacuum, high pressure (greater than about 760 torr), oxidizing atmospheres (such as oxygen or partial pressure oxygen), and/or reducing atmospheres (such as nitrogen or argon). The defect anneal may include Ultrasound Treatments (UST). The defect anneal may include microwave treatments. The defect anneal may include other defect reduction methods described herein this document or in U.S. Pat. No. 8,273,610 incorporated herein by reference. The defect anneal may repair defects, such as those caused by the ion-cut ion implantation, in transistor gate oxides or junctions and/or other devices such as capacitors which may be pre-formed and residing in desired transfer layer 714 at the time of the ion-cut implant. The exposed (“bottom”) surface of desired transfer layer 714 may be thermally oxidized and/or oxidized using radical oxidation to form defect annealed cleaved structure bonding oxide 716. The techniques may smoothen the surface and reduce the surface roughness after cleave.

As illustrated in FIG. 7, defect annealed cleaved structure 792 may be oxide to oxide bonded to acceptor wafer or substrate 720, thus forming 3D stacked layers with carrier wafer structure 794. 3D stacked layers with carrier wafer structure 794 may include acceptor wafer or substrate 720, acceptor bonding oxide 718, defect annealed cleaved structure bonding oxide 716, desired transfer layer 714, layer transfer substrate bonding oxide 702, carrier substrate bonding oxide 708, carrier substrate 710, and perforations 712. Acceptor bonding oxide 718 may be deposited onto acceptor wafer or substrate 720 and may be prepared for oxide to oxide bonding, for example, for low temperature (less than about 400° C.) or high temperature (greater than about 400° C.) oxide to oxide bonding, as has been described elsewhere herein or in referenced patents or patent applications. Defect annealed cleaved structure bonding oxide 716 may be prepared for oxide to oxide bonding, for example, for low temperature (less than about 400° C.) or high temperature (greater than about 400° C.) oxide to oxide bonding, as has been described elsewhere herein or in referenced patents or patent applications. Acceptor wafer or substrate 720 may include layer or layers, or regions, of preprocessed circuitry, such as, for example, logic circuitry, microprocessors, MEMS, circuitry comprising transistors of various types, and other types of digital or analog circuitry including, but not limited to, the various embodiments described herein or in U.S. Pat. No. 8,273,610 incorporated herein by reference, such as gate last transistor formation. Acceptor wafer or substrate 720 may include preprocessed metal interconnects including copper, aluminum, and/or tungsten, but not limited to, the various embodiments described herein or in referenced patents or patent applications, such as, for example, peripheral circuitry substrates for 3D DRAM or metal strips/pads for 3D interconnection with TLVs or TSVs. Acceptor wafer or substrate 720 may include layer or layers of monocrystalline silicon that may be doped or undoped, including, but not limited to, the various embodiments described herein or in referenced patents or patent applications, such as, for example, for 3D DRAM, 3D NAND, or 3D RRAM formation. Acceptor wafer or substrate 720 may include relatively inexpensive glass substrates, upon which partially or fully processed solar cells formed in monocrystalline silicon may be bonded. Acceptor wafer or substrate 720 may include alignment marks, which may be utilized to form transistors in layers in the 3D stack, for example, desired transfer layer 714, and the alignment marks may be used to form connections paths from transistors and transistor contacts within desired transfer layer 714 to acceptor substrate circuitry or metal strips/pads within acceptor wafer or substrate 720, by forming, for example, TLVs or TSVs. Acceptor bonding oxide 718 and defect annealed cleaved structure bonding oxide 716 may form an isolation layer between desired transfer layer 714 and acceptor wafer or substrate 720.

As illustrated in FIG. 7, carrier substrate 710 with carrier substrate bonding oxide 708 and perforations 712, may be released (lifted off) from the bond with acceptor wafer or substrate 720, acceptor bonding oxide 718, defect annealed cleaved structure bonding oxide 716, desired transfer layer 714, and layer transfer substrate bonding oxide 702, thus forming 3D stacked layers structure 796. 3D stacked layers structure 796 may include acceptor wafer or substrate 720, acceptor bonding oxide 718, defect annealed cleaved structure bonding oxide 716, and desired transfer layer 714. The bond release, or debond, may utilize a wet chemical etch of the bonding oxides, such as layer transfer substrate bonding oxide 702 and carrier substrate bonding oxide 708, which may include, for example, 20:1 buffered H2O:HF, or vapor HF, or other debond/release etchants that may selectively etch the bonding oxides over the desired transfer layer 714 and acceptor wafer or substrate 720 material (which may include monocrystalline silicon). The debond/release etchant may substantially access the bonding oxides, such as layer transfer substrate bonding oxide 702 and carrier substrate bonding oxide 708, by travelling through perforations 712. The debond/release etchant may be heated above room temperature, for example 50° C., to increase etch rates. The wafer edge sidewalls of acceptor bonding oxide 718, defect annealed cleaved structure bonding oxide 716, desired transfer layer 714, and acceptor wafer or substrate 720 may be protected from the debond/release etchant by a sidewall resist coating or other materials which do not etch quickly upon exposure to the debond/release etchant, such as, for example, silicon nitride or organic polymers such as wax or photoresist. 3D stacked layers structure 796 may continue 3D processing the defect annealed desired transfer layer 714 and acceptor wafer or substrate 720 including, but not limited to, the various embodiments described herein or in referenced patents or patent applications, such as U.S. Pat. No. 8,273,610 incorporated herein by reference such as stacking Si/SiO₂ layers as in 3D DRAM, 3D NAND, or RRAM formation, RCAT formation, continuous array and FPGA structures, gate array, memory blocks, solar cell completion, or gate last transistor completion formation, and may include forming transistors, for example, CMOS p-type and n-type transistors. Continued 3D processing may include forming junction-less transistors, JFET, replacement gate transistors, thin-side-up transistors, double gate transistors, horizontally oriented transistors, finfet transistors, JLRCAT, DSS Schottky transistors, and/or trench MOSFET transistors as described by various embodiments herein. Continued 3D processing may include the custom function etching for a specific use as described, for example, in FIG. 183 and FIG. 84 of U.S. Pat. No. 8,273,610 incorporated herein by reference, and may include etching to form scribelines or dice lines. Continued 3D processing may include etching to form memory blocks, for example, as described in FIGS. 195, 196, 205-210 of U.S. Pat. No. 8,273,610 incorporated herein by reference. Continued 3D processing may include forming metal interconnects, such as, for example, aluminum or copper, within or on top of the defect annealed desired transfer layer 714, and may include forming connections paths from transistors and transistor contacts within desired transfer layer 714 to acceptor substrate circuitry or metal strips/pads within acceptor wafer or substrate 720, by forming, for example, TLVs or TSVs. Thermal contacts which may conduct heat but not electricity may be formed and utilized as described herein and in FIG. 162 through FIG. 166 of U.S. Pat. No. 8,273,610 incorporated herein by reference. Carrier substrate 710 with perforations 712 may be used again (reused′ or ‘recycled’) for the defect anneal process flow.

Persons of ordinary skill in the art will appreciate that the illustrations in FIG. 7 are exemplary and are not drawn to scale. Such skilled persons will further appreciate that many variations may be possible such as, for example, perforations 712 may evenly cover the entire surface of perforated carrier substrate 700 with substantially equal distances between perforations 712, or may have unequal spacing and coverage, such as, less or more density of perforations 712 near the wafer edge. Moreover, perforations 712 may extend substantially through carrier substrate 710 and not extend through carrier substrate bonding oxide 708. Further, perforations 712 may be formed in perforated carrier substrate 700 by methods, for example, such as laser drilling or ion etching, such as Reactive Ion Etching (RIE). Moreover, the cross sectional cut shape of perforations 712 may be tapered, with the widest diameter of the perforation towards where the etchant may be supplied, which may be accomplished by, for example, inductively coupled plasma (ICP) etching or vertically controlled shaped laser drilling. Further, perforations 712 may have top view shapes other than circles; they may be oblong, ovals, squares, or rectangles for example, and may not be of uniform shape across the face of perforated carrier substrate 700. Furthermore, perforations 712 may include a material coating, such as thermal oxide, to enhance wicking of the debond/release etchant, and may include micro-roughening of the perforation interiors, by methods such as plasma or wet silicon etchants or ion bombardment, to enhance wicking of the debond/release etchant. Moreover, the thickness of carrier substrate 710, such as, for example, the 750 micron nominal thickness of a 300 mm single crystal silicon wafer, may be adjusted to optimize the technical and operational trades of attributes such as, for example, debond etchant access and debond time, strength of carrier substrate 710 to withstand thin film stresses, CMP shear forces, and the defect anneal thermal stresses, carrier substrate 710 reuse/recycling lifetimes, and so on. Furthermore, preparation of desired layer transfer substrate 704 for layer transfer may utilize flows and processes described herein this document. Moreover, bonding methods other than oxide to oxide, such as oxide to metal (Titanium/TiN) to oxide, or nitride to oxide, may be utilized. Further, acceptor wafer or substrate 720 may include a wide variety of materials and constructions, for example, from undoped or doped single crystal silicon to 3D sub-stacks. Furthermore, the exposed (“bottom”) surface of desired transfer layer 714 may be smoothed with techniques such as gas cluster ion beams, or radical oxidations utilizing, for example, the TEL SPA tool. Further, the exposed (“bottom”) surface of desired transfer layer 714 may be smoothed with “epi smoothing’ techniques, whereby, for example, high temperature (about 900-1250° C.) etching with hydrogen or HCL may be coupled with epitaxial deposition of silicon. Moreover, the bond release etchant may include plasma etchant chemistries that are selective etchants to oxide and not silicon, such as, for example, CHF3 plasmas. Furthermore, a combination of etchant release and mechanical force may be employed to debond/release the carrier substrate 710 from acceptor wafer or substrate 720 and desired transfer layer 714. Moreover, carrier substrate 710 may be thermally oxidized before and/or after deposition of carrier substrate bonding oxide 708 and/or before and/or after perforations 712 are formed. Further, the total oxide thickness of carrier substrate bonding oxide 708 plus layer transfer substrate bonding oxide 702 may be adjusted to make technical and operational trades between attributes, for example, such as debond time, carrier wafer perforation spacing, and thin film stress, and the total oxide thickness may be about 1 micron or about 2 micron or about 5 microns or less than 1 micron. Moreover, the composition of carrier substrate bonding oxide 708 and layer transfer substrate bonding oxide 702 may be varied to increase lateral etch time; for example, by changing the vertical and/or lateral oxide density and/or doping with dopants carbon, boron, phosphorous, or by deposition rate and techniques such as PECVD, SACVD, APCVD, SOG spin & cure, and so on. Furthermore, carrier substrate bonding oxide 708 and layer transfer substrate bonding oxide 702 may include multiple layers of oxide and types of oxides (for example ‘low-k’), and may have other thin layers inserted, such as, for example, silicon nitride, to speed lateral etching in HF solutions, or Titanium to speed lateral etch rates in hydrogen peroxide solutions. Further, the wafer edge sidewalls of acceptor bonding oxide 718 and defect annealed cleaved structure bonding oxide 716 may not need debond/release etchant protection; depending on the design and placement of perforations 712, design/layout keep-out zones and edge bead considerations, and the type of debond/release etchant, the wafer edge undercut may not be harmful. Moreover, a debond/release etchant resistant material, such as silicon nitride, may be deposited over substantially all or some of the exposed surfaces of acceptor wafer or substrate 720 prior to deposition of acceptor bonding oxide 718. Further, desired layer transfer substrate 704 may be an SOI or GeOI substrate base and, for example, an ion-cut process may be used to form layer transfer demarcation plane 706 in the bulk substrate of the SOI wafer and cleaving proceeds as described in FIG. 7 of U.S. patent application Ser. No. 13/71,923, or after bonding with the carrier the SOI wafer may be sacrificially etched/CMP'd off with no ion-cut implant and the damage repair may not be needed (described elsewhere herein). Many other modifications within the scope of the illustrated embodiments of the invention will suggest themselves to such skilled persons after reading this specification. Thus the invention is to be limited only by the appended claims.

A planar n-channel JFET or JLT with an optional integrated heat shield/spreader suitable for a monolithic 3D IC may be constructed as follows. Being bulk conduction devices rather than surface conduction devices, the JFET and JLT may provide an improved transistor variability control and conduction channel electrostatic control. Sub-threshold slope, DIBL, and other short channel effects are greatly improved due to the firm gate electrostatic control over the channel. Moreover, a heat spreading, heat conducting and/or optically reflecting material layer or layers may be incorporated between the sensitive metal interconnect layers and the layer or regions being optically irradiated and annealed to repair defects in the crystalline 3D-IC layers and regions and to activate semiconductor dopants in the crystalline layers or regions of a 3D-IC without harm to the sensitive metal interconnect and associated dielectrics. Furthermore, a buried doped layer and channel dopant shaping, even to an un-doped channel, may allow for efficient adaptive and dynamic body biasing to control the transistor threshold and threshold variations, the concepts shown in FIG. 32 of incorporated U.S. Pat. No. 8,581,349 may be applied to the JFET. As well, the back plane and body bias tap concepts shown in FIG. 46 of incorporated U.S. Pat. No. 8,581,349 may be utilized for the JFET and JLT devices. As one of ordinary skill in the art would understand, many other types of transistors, such as a FinFet transistor, could be made utilizing similar concepts in the their construction. FIG. 8A-G illustrates an exemplary n-channel JFET which may be constructed in a 3D stacked layer using procedures outlined below and in U.S. Pat. Nos. 8,273,610, 6,557,632 and 8,581,349. The contents of the foregoing applications are incorporated herein by reference.

As illustrated in FIG. 8A, an N-substrate donor wafer 800 may be processed to include a wafer sized layer of doping across the wafer, N− doped layer 802. The N− doped layer 802 may be formed by ion implantation and thermal anneal. N− substrate donor wafer 800 may include a crystalline material, for example, mono-crystalline (single crystal) silicon. N− doped layer 802 may be very lightly doped (less than 1e15 atoms/cm³) or lightly doped (less than 1e16 atoms/cm³) or nominally un-doped (less than 1e14 atoms/cm³). N− doped layer 802 may have additional ion implantation and anneal processing to provide a different dopant level than N− substrate donor wafer 800 and may have graded or various layers of doping concentration. The layer stack may alternatively be formed by epitaxially deposited doped or undoped silicon layers, or by a combination of epitaxy and implantation, or by layer transfer. Annealing of implants and doping may include, for example, conductive/inductive thermal, optical annealing techniques or types of Rapid Thermal Anneal (RTA or spike).

As illustrated in FIG. 8B, the top surface of N− substrate donor wafer 800 layer stack may be prepared for oxide wafer bonding with a deposition of an oxide or by thermal oxidation of N− doped layer 802 to form oxide layer 880. A layer transfer demarcation plane (shown as dashed line) 899 may be formed by hydrogen implantation or other methods as described in the incorporated references. The N− substrate donor wafer 800, such as surface 882, and acceptor wafer 810 may be prepared for wafer bonding as previously described and low temperature (less than approximately 400° C.) bonded. Acceptor wafer 810, as described in the incorporated references, may include, for example, transistors, circuitry, and metal, such as, for example, aluminum or copper, interconnect wiring, a metal shield/heat sink layer or layers, and thru layer via metal interconnect strips or pads. Acceptor wafer 810 may include transistors such as, for example, MOSFETS, FD-MOSFETS, FinFets, FD-RCATs, BJTs, HEMTs, and/or HBTs. The portion of the N− doped layer 802 and the N-substrate donor wafer 800 that may be above (when the layer stack is flipped over and bonded to the acceptor wafer 810) the layer transfer demarcation plane 899 may be removed by cleaving or other low temperature processes as described in the incorporated references, such as, for example, ion-cut with mechanical or thermal cleave or other layer transfer methods, thus forming remaining N− layer 803. Damage/defects to crystalline structure of N− doped layer 802 may be annealed by some of the annealing methods described herein, for example the short wavelength pulsed laser techniques, wherein the N− doped layer 802 may be heated to defect annealing temperatures, but the layer transfer demarcation plane 899 may be kept below the temperate for cleaving and/or significant hydrogen diffusion. The optical energy may be deposited in the upper layer of the stack, for example near surface 882, and annealing of the N− doped layer 802 may take place via heat diffusion.

As illustrated in FIG. 8C, oxide layer 880 and remaining N− layer 803 have been layer transferred to acceptor wafer 810. The top surface of remaining N− layer 803 may be chemically or mechanically polished, and/or may be thinned by low temperature oxidation and strip processes, such as the TEL SPA tool radical oxidation and HF:H₂O solutions as described herein and in referenced patents and patent applications. Thru the processing, the wafer sized layer remaining N-layer 803 could be thinned from its original total thickness, and its final total thickness could be in the range of about 3 nm to about 30 nm, for example, 3 nm, 5 nm, 7 nm, 10 nm, 150 nm, 20 nm, or 30 nm. Remaining N− layer 803 may have a thickness that may allow full gate control of channel operation when the JFET (or JLT) transistor is substantially completely formed. Acceptor wafer 810 may include one or more (two are shown in this example) shield/heat sink layers 888, which may include materials such as, for example, Aluminum, Tungsten, Copper, silicon or cobalt based silicides, or forms of carbon such as carbon nanotubes. Each shield/heat sink layer 888 may have a thickness range of about 50 nm to about 1 mm, for example, 50 nm, 100 nm, 200 nm, 300 nm, 500 nm, 0.1 um, 1 um, 2 um, and 10 um. Shield/heat sink layer 888 may include isolation openings 887, and alignment mark openings (not shown), which may be utilized for short wavelength alignment of top layer (donor) processing to the acceptor wafer alignment marks (not shown). Shield/heat sink layer 888 may include one or more shield path connects 885 and shield path vias 883. Shield path via 883 may thermally and/or electrically couple and connect shield path connect 885 to acceptor wafer 810 interconnect metallization layers such as, for example, exemplary acceptor metal interconnect 881 (shown). Shield path connect 885 may also thermally and/or electrically couple and connect each shield/heat sink layer 888 to the other and to acceptor wafer 810 interconnect metallization layers such as, for example, acceptor metal interconnect 881, thereby creating a heat conduction path from the shield/heat sink layer 888 to the acceptor substrate 895, and a heat sink (shown in FIG. 8G.). Isolation openings 887 may include dielectric materials, similar to those of BEOL isolation 896. Acceptor wafer 810 may include first (acceptor) layer metal interconnect 891, acceptor wafer transistors and devices 893, and acceptor substrate 895. Various topside defect anneals may be utilized. For this illustration, an optical beam such as the laser annealing previously described is used. Optical anneal beams may be optimized to focus light absorption and heat generation within or at the surface of remaining N− layer 803 and provide surface smoothing and/or defect annealing (defects may be from the cleave and/or the ion-cut implantation) with exemplary smoothing/annealing ray 866. The laser assisted smoothing/annealing with the absorbed heat generated by exemplary smoothing/annealing ray 866 may also include a pre-heat of the bonded stack to, for example, about 100° C. to about 400° C., and/or a rapid thermal spike to temperatures above about 200° C. to about 600° C. Additionally, absorber layers or regions, for example, including amorphous carbon and phase changing materials (see U.S. Pat. Nos. 6,635,588 and 6,89,821 to Hawryluk et al. for example), may be utilized to increase the efficiency of the optical energy capture in conversion to heat for the desired annealing or activation processes. Reflected ray 863 may be reflected and/or absorbed by shield/heat sink layer 888 regions thus blocking the optical absorption of ray blocked metal interconnect 881. Annealing of dopants or annealing of damage in remaining N− layer 803, such as from the H cleave implant damage, may be also accomplished by a set of rays such as repair ray 865. Heat generated by absorbed photons from, for example, smoothing/annealing ray 866, reflected ray 863, and/or repair ray 865 may also be absorbed by shield/heat sink layer 888 regions and dissipated laterally and may keep the temperature of underlying metal layers, such as metal interconnect 881, and other metal layers below it, cooler and prevent damage. Shield/heat sink layer 888 and associated dielectrics may laterally spread and conduct the heat generated by the topside defect anneal, and in conjunction with the dielectric materials (low heat conductivity) above and below shield/heat sink layer 888, keep the interconnect metals and low-k dielectrics of the acceptor wafer interconnect layers cooler than a damage temperature, such as, for example, 400° C. A second layer of shield/heat sink layer 888 may be constructed (shown) with a low heat conductive material sandwiched between the two heat sink layers, such as silicon oxide or carbon doped ‘low-k’ silicon oxides, for improved thermal protection of the acceptor wafer interconnect layers, metal and dielectrics. Shield/heat sink layer 888 may act as a heat spreader. Electrically conductive materials may be used for the two layers of shield/heat sink layer 888 and thus may provide, for example, a Vss and a Vdd plane that may be connected to the donor layer transistors above, as well may be connected to the acceptor wafer transistors below, and/or may provide below transferred layer device interconnection. Shield/heat sink layer 888 may include materials with a high thermal conductivity greater than 10 W/m-K, for example, copper (about 400 W/m-K), aluminum (about 237 W/m-K), Tungsten (about 173 W/m-K), Plasma Enhanced Chemical Vapor Deposited Diamond Like Carbon-PECVD DLC (about 1000 W/m-K), and Chemical Vapor Deposited (CVD) graphene (about 5000 W/m-K). Shield/heat sink layer 888 may be sandwiched and/or substantially enclosed by materials with a low thermal conductivity (less than 10 W/m-K), for example, silicon dioxide (about 1.4 W/m-K). The sandwiching of high and low thermal conductivity materials in layers, such as shield/heat sink layer 888 and under & overlying dielectric layers, spreads the localized heat/light energy of the topside anneal laterally and protects the underlying layers of interconnect metallization & dielectrics, such as in the acceptor wafer 810, from harmful temperatures or damage. When there may be more than one shield/heat sink layer 888 in the device, the heat conducting layer closest to the second crystalline layer or oxide layer 880 may be constructed with a different material, for example a high metaling point material such as tungsten, than the other heat conducting layer or layers, which may be constructed with, for example, a lower melting point material such as aluminum or copper. Now transistors may be formed with low effective temperature (less than approximately 400° C. exposure to the acceptor wafer 810 sensitive layers, such as interconnect and device layers) processing, and may be aligned to the acceptor wafer alignment marks (not shown) as described in the incorporated references. This may include further optical defect annealing or dopant activation steps. The N-donor wafer 800 may now also be processed, such as smoothing and annealing, and reused for additional layer transfers. The insulator layer, such as deposited bonding oxides (for example oxide layer 880) and/or before bonding preparation existing oxides (for example the BEOL isolation 896 on top of the topmost metal layer of shield/heat sink layer 888), between the donor wafer transferred monocrystalline layer and the acceptor wafer topmost metal layer, may include thicknesses of less than 1 um, less than 500 nm, less than 400 nm, less than 300 nm, less than 200 nm, or less than 100 nm.

As illustrated in FIG. 8D, transistor isolation regions 805 may be formed by mask defining and plasma/RIE etching remaining N− layer 802 substantially to the top of oxide layer 880 (not shown), substantially into oxide layer 880, or into a portion of the upper oxide layer of acceptor wafer 810 (not shown). Thus N− channel region 823 may be formed. A low-temperature gap fill dielectric, such as SACVD oxide, may be deposited and chemically mechanically polished, the oxide remaining in isolation regions 805. An optical step, such as illustrated by exemplary STI ray 867, may be performed to anneal etch damage and densify the STI oxide in isolation regions 805. The doping concentration of N− channel region 823 may include gradients of concentration or layers of differing doping concentrations. Any additional doping, such as ion-implanted channel implants, may be activated and annealed with optical annealing, such as illustrated by exemplary implant ray 869, as described herein. The optical anneal, such as exemplary STI ray 867, and/or exemplary implant ray 869 may be performed at separate times and processing parameters (such as laser energy, frequency, etc.) or may be done in combination or as one optical anneal. Optical absorber and or reflective layers or regions may be employed to enhance the anneal and/or protect the underlying sensitive structures.

As illustrated in FIG. 8E, a JFET transistor forming process with raised source and drains (S/D), may be performed. For example, a shallow P+ region 877 may be performed to create a JFET gate by utilizing a mask defined implant of P+ type dopant, such as, for example, Boron. A laser or other method of optical annealing may be utilized to activate the P+ implanted dopant. Alternatively, a directly in contact with the silicon channel P+ doped poly gate may be formed, with appropriate isolation from the source and drains, and dopant from that gate may also be utilized to form shallow P+ region 877, for example, by diffusion from an optical anneal. S/D ion-implantations may be performed and laser annealed to create N+ regions 835, and thus forming N− channel region 833. The N+ regions 835 may have a doping concentration that may be more than 10× the doping concentration of N− channel region 833. First ILD 836 may be deposited and CMP′d, and then openings may be etched to enable formation of gate 878 and raised S/D regions 832. Raised S/D regions 832 and channel stressors may be formed by etch and epitaxial deposition, for example, of SiGe and/or SiC depending on P or N channel. Gate 878 may be formed with a metal to enable an optimal Schottky contact, for example aluminum, or may make an electrical connection to shallow P+ region 877. An optical step, such as represented by exemplary anneal ray 821, may be performed to densify and/or remove defects from gate 878 and its connection to shallow P+ region 877, anneal defects and activate dopants such as S/D and other buried channel tailoring implants, denisfy the first ILD 836, and/or form contact and S/D silicides (not shown). The optical anneal may be performed at each sub-step as desired, or may be done at prior to Schottky metal deposition, or various combinations.

As illustrated in FIG. 8E-1, an alternate transistor forming process to form a JLT with a conventional HKMG with raised source and drains (S/D), may be performed. For example, a dummy gate stack (not shown), utilizing oxide and polysilicon, may be formed, gate spacers 830 may be formed, raised S/D regions 832 and channel stressors may be formed by etch and epitaxial deposition, for example, of SiGe and/or SiC depending on P or N channel, LDD and N++S/D ion-implantations may be performed, and first ILD 836 may be deposited and CMP′d to expose the tops of the dummy gates. Thus JLT transistor channel 833-1 and N++S/D & LDD regions 835-1 may be formed. N− doped layer in FIG. 8A may be doped to N+, concentrations in excess of 1×10¹⁹ atms/cm³, to enable a conductive JLT channel (JLT transistor channel 833-1) and has been described elsewhere in referenced patents and patent applications. JLT transistor channel 833-1 may also be doped by implantation after the layer transfer, and activated/annealed with optical techniques. The dummy gate stack may be removed and a gate dielectric 807 may be formed and a gate metal material gate electrode 808, including a layer of proper work function metal to enable channel cut-off at 0 gate bias (described in referenced U.S. Pat. No. 8,273,610) and a conductive fill, such as aluminum, and may be deposited and CMP′d. The gate dielectric 807 may be an atomic layer deposited (ALD) gate dielectric that may be paired with a work function specific gate metal in the industry standard high k metal gate process schemes, for example, as described in the incorporated references. Alternatively, the gate dielectric 807 may be formed with a low temperature processes including, for example, LPCVD SiO₂ oxide deposition (see Ahn, J., et al., “High-quality MOSFET's with ultrathin LPCVD gate SiO2,” IEEE Electron Device Lett., vol. 13, no. 4, pp. 186-188, April 1992) or low temperature microwave plasma oxidation of the silicon surfaces (see Kim, J. Y., et al., “The excellent scalability of the RCAT (recess-channel-array-transistor) technology for sub-70 nm DRAM feature size and beyond,” 2005 IEEE VLSI-TSA International Symposium, pp. 33-37, 25-27 Apr. 2005) and a gate material with proper work function and less than approximately 400° C. deposition temperature such as, for example, tungsten or aluminum may be deposited. An optical step, such as represented by exemplary anneal ray 821, may be performed to densify and/or remove defects from gate dielectric 807, anneal defects and activate dopants such as N+ channel, LDD and N++S/D implants, denisfy the first ILD 836, and/or form contact and S/D silicides (not shown). The optical anneal may be performed at each sub-step as desired, or may be done at prior to the HKMG deposition, or various combinations. The following steps may be applied to the JFET or JLT flows.

As illustrated in FIG. 8F, a low temperature thick oxide 809 may be deposited and planarized. Source, gate, and drain contacts openings may be masked and etched preparing the transistors to be connected via metallization. Thus gate contact 811 connects to gate 878, and source & drain contacts 840 connect to raised S/D regions 832. An optical step, such as illustrated by exemplary ILD anneal ray 851, may be performed to anneal contact etch damage and densify the thick oxide 809.

As illustrated in FIG. 8G, thru layer vias (TLVs) 860 may be formed by etching thick oxide 809, first ILD 836, isolation regions 805, oxide layer 880, into a portion of the upper oxide layer BEOL isolation 896 of acceptor wafer 810 BEOL, and filling with an electrically and thermally conducting material (such as tungsten or cooper) or an electrically non-conducting but thermally conducting material (such as described elsewhere within). Second device layer metal interconnect 861 may be formed by conventional processing. TLVs 860 may be constructed of thermally conductive but not electrically conductive materials, for example, DLC (Diamond Like Carbon), and may connect the JFET or JLT transistor device and other devices on the top (second) crystalline layer thermally to shield/heat sink layer 888. TLVs 860 may be constructed out of electrically and thermally conductive materials, such as Tungsten, Copper, or aluminum, and may provide a thermal and electrical connection path from the JFET or JLT transistor device and other devices on the top (second) crystalline layer to shield/heat sink layer 888, which may be a ground or Vdd plane in the design/layout. TLVs 860 may be also constructed in the device scribelanes (pre-designed in base layers or potential dicelines) to provide thermal conduction to the heat sink, and may be sawed/diced off when the wafer is diced for packaging not shown). Shield/heat sink layer 888 may be configured to act (or adapted to act) as an emf (electro-motive force) shield to prevent direct layer to layer cross-talk between transistors in the donor wafer layer and transistors in the acceptor wafer. In addition to static ground or Vdd biasing, shield/heat sink layer 888 may be actively biased with an anti-interference signal from circuitry residing on, for example, a layer of the 3D-IC or off chip. The formed JFET (or JLT) transistor device may include semiconductor regions wherein the dopant concentration of neighboring regions of the transistor in the horizontal plane, such as traversed by exemplary dopant plane 834, may have regions, for example, N− channel region 833 and S/D N+ regions 835, that differ substantially in dopant concentration, for example, a 10 times greater doping concentration in N+ regions 835 than in N− channel region 833, and/or may be doped and substantially undoped in the neighboring regions.

A thermal conduction path may be constructed from the devices in the upper layer, the transferred donor layer and formed transistors, to the acceptor wafer substrate and associated heat sink. The thermal conduction path from the JFET or JLT transistor device and other devices on the top (second) crystalline layer, for example, raised S/D regions 832, to the acceptor wafer heat sink 897 may include source & drain contacts 840, second device layer metal interconnect 861, TLV 860, shield path connect 885 (shown as twice), shield path via 883 (shown as twice), metal interconnect 881, first (acceptor) layer metal interconnect 891, acceptor wafer transistors and devices 893, and acceptor substrate 895. The elements of the thermal conduction path may include materials that have a thermal conductivity greater than 10 W/m-K, for example, copper (about 400 W/m-K), aluminum (about 237 W/m-K), and Tungsten (about 173 W/m-K), and may include material with thermal conductivity lower than 10 W/m-K but have a high heat transfer capacity due to the wide area available for heat transfer and thickness of the structure (Fourier's Law), such as, for example, acceptor substrate 895. The elements of the thermal conduction path may include materials that are thermally conductive but may not be substantially electrically conductive, for example, Plasma Enhanced Chemical Vapor Deposited Diamond Like Carbon-PECVD DLC (about 1000 W/m-K), and Chemical Vapor Deposited (CVD) graphene (about 5000 W/m-K). The acceptor wafer interconnects may be substantially surrounded by BEOL isolation 896. The heat removal apparatus, which may include acceptor wafer heat sink 897, may include an external surface from which heat transfer may take place by methods such as air cooling, liquid cooling, or attachment to another heat sink or heat spreader structure.

Formation of CMOS, such as for the described JFETs or JLTs, in one transferred layer and the orthogonal connect strip methodology may be found as illustrated in at least FIGS. 30-33, 73-80, and 94 and related specification sections of U.S. Pat. No. 8,273,610, and may be applied to at least the FIG. 8 formation techniques herein.

Persons of ordinary skill in the art will appreciate that the illustrations in FIGS. 8A through 8G are exemplary only and are not drawn to scale. Such skilled persons will further appreciate that many variations are possible such as, for example, a p-channel JFET or JLT may be formed with changing the types of dopings appropriately. Moreover, the N− substrate donor wafer 800 may be p type or un-doped. Furthermore, isolation regions 805 may be formed by a hard mask defined process flow, wherein a hard mask stack, such as, for example, silicon oxide and silicon nitride layers, or silicon oxide and amorphous carbon layers, may be utilized. Moreover, CMOS JFETs or JLTs may be constructed with n-JFETs or JLTs in a first mono-crystalline silicon layer and p-JFETs or JLTs in a second mono-crystalline layer, which may include different crystalline orientations of the mono-crystalline silicon layers, such as for example, <100>, <111> or <551>, and may include different contact silicides for optimum contact resistance to p or n type source, drains, and gates. Further, dopant segregation techniques (DST) may be utilized to efficiently modulate the source and drain Schottky barrier height for both p and n type junctions formed. Furthermore, raised source and drain contact structures, such as etch and epi SiGe and SiC, may be utilized for strain and contact resistance improvements and the damage from the processes may be optically annealed. Back gated and/or multi Vt JFETs or JLTs may be constructed utilizing the inventive concepts in FIGS. 46A-G herein. Many other modifications within the scope of the invention will suggest themselves to such skilled persons after reading this specification. Thus the invention is to be limited only by the appended claims.

While ion-cut has been described in previous sections as the method for layer transfer, several other procedures exist that fulfill the same objective. These include:

Lift-off or laser lift-off: Background information for this technology is given in “Epitaxial lift-off and its applications”, 1993 Semicond. Sci. Technol. 8 1124 by P Demeester et al. (“Demeester”).

Porous-Si approaches such as ELTRAN: Background information for this technology is given in “Eltran, Novel SOI Wafer Technology”, JSAP International, Number 4, July 2001 by T. Yonehara and K. Sakaguchi (“Yonehara”) and also in “Frontiers of silicon-on-insulator,” J. Appl. Phys. 93, 4955-4978, 2003 by G. K. Celler and S. Cristoloveanu (“Celler”).

Time-controlled etch-back to thin an initial substrate, Polishing, Etch-stop layer controlled etch-back to thin an initial substrate: Background information on these technologies is given in Celler and in U.S. Pat. No. 6,806,171.

Rubber-stamp based layer transfer: Background information on this technology is given in “Solar cells sliced and diced”, 19th May 2010, Nature News.

The above publications giving background information on various layer transfer procedures are incorporated herein by reference. It is obvious to one skilled in the art that one can form 3D integrated circuits and chips as described in this document with layer transfer schemes described in these publications.

Some embodiments of the invention may include alternative techniques to build IC (Integrated Circuit) devices including techniques and methods to construct 3D IC systems. Some embodiments of the invention may enable device solutions with far less power consumption than prior art. The device solutions could be very useful for the growing application of mobile electronic devices and mobile systems such as, for example, mobile phones, smart phone, and cameras, those mobile systems may also connect to the internet. For example, incorporating the 3D IC semiconductor devices according to some embodiments of the invention within the mobile electronic devices and mobile systems could provide superior mobile units that could operate much more efficiently and for a much longer time than with prior art technology.

Smart mobile systems may be greatly enhanced by complex electronics at a limited power budget. The 3D technology described in the multiple embodiments of the invention would allow the construction of low power high complexity mobile electronic systems. For example, it would be possible to integrate into a small form function a complex logic circuit with high density high speed memory utilizing some of the 3D DRAM embodiments of the invention and add some non-volatile 3D NAND charge trap or RRAM described in some embodiments of the invention. Mobile system applications of the 3DIC technology described herein may be found at least in FIG. 156 of U.S. Pat. No. 8,273,610, the contents of which are incorporated by reference.

It will also be appreciated by persons of ordinary skill in the art that the invention is not limited to what has been particularly shown and described hereinabove. For example, drawings or illustrations may not show n or p wells for clarity in illustration. Moreover, transistor channels illustrated or discussed herein may include doped semiconductors, but may instead include undoped semiconductor material. Further, any transferred layer or donor substrate or wafer preparation illustrated or discussed herein may include one or more undoped regions or layers of semiconductor material. Rather, the scope of the invention includes both combinations and sub-combinations of the various features described hereinabove as well as modifications and variations which would occur to such skilled persons upon reading the foregoing description. Thus the invention is to be limited only by the appended claims. 

We claim:
 1. A 3D integrated circuit device, comprising: a first transistor; a second transistor; and a third transistor, wherein said third transistor is overlaying said second transistor and is controlled by a third control line, wherein said second transistor is overlaying said first transistor and is controlled by a second control line, wherein said first transistor is part of a control circuit controlling said second control line and third control line, and wherein said first transistor, said second transistor and said third transistor are all aligned to each other with less than 100 nm misalignment.
 2. The device according to claim 1, wherein said second transistor is self-aligned to said third transistor.
 3. The device according to claim 1, wherein said third transistor is a part of a third memory cell, said second transistor is a part of a second memory cell and said first transistor is a part of memory periphery circuits controlling said third and second memory cells.
 4. The device according to claim 1, wherein said second transistor is connected to said third transistor with an ohmic connection
 5. The device according to claim 1, wherein said second transistor is a junction-less transistor.
 6. The device according to claim 1, wherein said second transistor comprises a schottky barrier.
 7. The device according to claim 1, wherein said second transistor comprises a dopant segregated schottky barrier.
 8. A 3D integrated circuit device, comprising: a first transistor; a second transistor; and a third transistor, wherein said third transistor is overlaying said second transistor and is controlled by a third control line, wherein said second transistor is overlaying said first transistor and is controlled by a second control line, wherein said second transistor comprises a schottky barrier, and wherein said first transistor, said second transistor and said third transistor are all aligned to each other with less than 100 nm misalignment.
 9. The device according to claim 8, wherein said second transistor is self-aligned to said third transistor.
 10. The device according to claim 8, wherein said third transistor is a part of a third memory cell, said second transistor is a part of a second memory cell, and said first transistor is a part of memory periphery circuits controlling said third and second memory cells.
 11. The device according to claim 8, wherein said second transistor is connected to said third transistor with an ohmic connection.
 12. The device according to claim 8, wherein said second transistor is a junction-less transistor.
 13. The device according to claim 8, wherein said first transistor is part of a control circuit controlling said second control line and third control line.
 14. The device according to claim 8, wherein said second transistor comprises a dopant segregated schottky barrier.
 15. A 3D integrated circuit device, comprising: a first transistor; a first memory cell comprising a second transistor; and a second memory cell comprising a third transistor, wherein said third transistor is overlaying said second transistor and said second transistor is overlaying said first transistor, wherein said first transistor is part of a control circuit controlling said first and second memory cell, wherein said first transistor, said second transistor and said third transistor are all aligned to each other with less than 100 nm misalignment, and wherein said second transistor is connected to said third transistor with an ohmic connection.
 16. The device according to claim 15, wherein said second transistor is self-aligned to said third transistor.
 17. The device according to claim 15, wherein said third transistor is a part of a third memory cell, said second transistor is a part of a second memory cell and said first transistor is a part of memory periphery circuits controlling said third and second memory cells.
 18. The device according to claim 15, wherein said second transistor is a junction-less transistor.
 19. The device according to claim 15, wherein said second transistor comprises a schottky barrier.
 20. The device according to claim 1, wherein said second transistor comprises a dopant segregated schottky barrier. 